PATENT 81788.0026

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

MORI, Seiichi

Serial No: 09/456,873

Filed:

December 8, 1999

For:

NON-VOLATILE

SEMICONDUCTOR MEMORY

DEVICE

AMENDMENT

Commissioner for Patents Washington, D.C. 20231

Dear Sir:

Art Unit: 2826

Examiner: ANDÚJAR, L.

I hereby certify that this correspondence is being facsimile transmitted to the United States Patent and Trademark Office, Art Unit 2826, at (703) 308-7722, on

September 23, 2002

Date of Transmission

Michael L. Crapenhoft, Reg. No. 37,115

111 6

<u>September 23, 2002</u>

Date

In response to the Office Action dated May 22, 2002, the due date for response to which is extended by one month to September 23, 2002 (September 22 being a Sunday) in the accompanying Petition for Extension of Time, please amend the above-referenced application as follows:

SEP 23 2002

IN THE SPECIFICATION:

TECHNOLOGY CENTER 2800

O Please replace the paragraph at page 1, lines 19-25, with the following amended text:

FIGS. 4A and 4B show sections, taken in two directions orthogonal to each other, of the memory cell structure described above. Normally in a flash memory, the control gates of a plurality of memory cells are consecutively arranged and serve as word lines. FIG. 4A is the section in the direction parallel to a direction of the word line.

